![]() | This article is rated Start-class on Wikipedia's
content assessment scale. It is of interest to the following WikiProjects: | ||||||||||
|
This section gets deleted because the first paragraph is a misleading paraphrase of an ignorant google-book, and the rest adds nothing to the article. Based on personal experience, integrated circuit designers and their tools were aware of parasitic capacitance long before the 0.5u node. Skunk44 ( talk) 05:34, 27 December 2011 (UTC)
I'm reading https://resources.system-analysis.cadence.com/blog/msa2021-what-s-the-difference-between-stray-and-parasitic-capacitance which for "stray" it says:
: The term “stray capacitance” is sometimes used to describe the unintended capacitance within a component, such as capacitance between windings in a coil or between conductors in an integrated circuit.
While for "parasitic" it says:
: often used to describe the unintended capacitance seen in a PCB layout, where the capacitance arises between planes, traces, vias, and other conductors that make up the circuit board.
I don't know how widely this distinction is used. I don't know if it is worth bringing into this article a distinction in these word usages. Em3rgent0rdr ( talk) 18:54, 14 March 2024 (UTC)
![]() | This article is rated Start-class on Wikipedia's
content assessment scale. It is of interest to the following WikiProjects: | ||||||||||
|
This section gets deleted because the first paragraph is a misleading paraphrase of an ignorant google-book, and the rest adds nothing to the article. Based on personal experience, integrated circuit designers and their tools were aware of parasitic capacitance long before the 0.5u node. Skunk44 ( talk) 05:34, 27 December 2011 (UTC)
I'm reading https://resources.system-analysis.cadence.com/blog/msa2021-what-s-the-difference-between-stray-and-parasitic-capacitance which for "stray" it says:
: The term “stray capacitance” is sometimes used to describe the unintended capacitance within a component, such as capacitance between windings in a coil or between conductors in an integrated circuit.
While for "parasitic" it says:
: often used to describe the unintended capacitance seen in a PCB layout, where the capacitance arises between planes, traces, vias, and other conductors that make up the circuit board.
I don't know how widely this distinction is used. I don't know if it is worth bringing into this article a distinction in these word usages. Em3rgent0rdr ( talk) 18:54, 14 March 2024 (UTC)